

32-channel High Voltage Power Supply EHQ 20 025p Operators Manual

Contents

- 1. General information
- 2. Technical data
- 3. Handling
- 4. Communication via interface
 - 4.1 Device Protocol DCP
 - 4.2 Overview about used CAN data frames
 - 4.3 Detailed CAN data frames description
 - 4.4 CAN-Bus implementation

Appendix A: Side view

Attention!

- -The device must not be operated with the cover removed.
- -We decline all responsibility for damages and injuries caused by an improper use of the module. It is highly recommended to read the manual before any kind of operation.

Note

The information in this manual is subject to change without notice. We take no responsibility for any error in the document. We reserve the right to make changes in the product design without reservation and without notification to the users.

Filename EHQ20025p_V204eng.___; version 2.04 as of 2000-10-16






1. General information

The EHQ 20 025 is a 32-channel high voltage power supply in 6U Eurocard format. Each single channel is independently controllable. The EHQ 20 025 is made ready for mounting into a crate. The powered system crate ECH 228 (19" rack) carries up to 8 modules. It is also possible to supply the modules separately with the necessary power. The unit is software controlled via CAN-Interface directly through a PC or similar controller.

2. Technical data

	EUO 20 025m
Output summent l	EHQ 20 025p
Output current I _O	max. 50 μA
per channel at V _O	0 to + 2500 V
Ripple and noise	f = 10 Hz to 100 MHz: < 10 mV (at max. load) under two conditions: - at $V_O > 400$ V and - the different voltage between the channels must be less than 1000 V_O , e.g. $V_{O CH31} = 2500$ V \Rightarrow $V_{O CHn} \ge 1500$ V; (n= 0 to 30)
Current limit I _{max}	Potentiometer (I _{max} is the same for 16 channels)
Interface	CAN-Interface
Voltage setting	via software, resolution 50 mV
Voltage measurement	via software, resolution 50 mV
Current measurement	via software, resolution 2 nA
Accuracy of voltage measurement	\pm (0,01% * V _O + 0,02% * V _{O max} + 1 digit) for one year
Accuracy of current measurement	\pm (0,1% * I _O + 0,4% * I _{O max} + 1 digit) for one year
Temperature coefficient	< 5 * 10 ⁻⁵ / _K
Stability	$< 5*10^{-5}$ (no load/load and Δ V _{IN})
Rate of change of output voltage via softw.	1 V/s to 125 V/s resolution 0,5 V/s 125 V/s to 250 V/s resolution 5 V/s
Channel control via software	Status 8 bit: voltage and current limit, KILL- enable, channel emergency cut-off, ramp, channel on/off, input error, current trip
16 Channels error control via software	voltage limit ("16 Channels OK" is signalled if current limit these limits do not exceed on each.)
Error signal	Green LED at "16 Channels OK"
Protection loop (I _s) (2 pin Lemo-socket)	$5 \text{ mA} < I_s < 20 \text{ mA} \implies \text{module on}$ $I_s < 0.5 \text{ mA} \implies \text{module off}$
Power requirements V _{IN}	+ 24 V (<1 A) and + 5 V (< 1,3 A)
Packing	32-channels in 6U Euro cassette (40,64 mm wide and 220 mm deep)
Connector	96-pin connector according to DIN 41612
HV connector	51-pin Redel Multipin-Connector





3. Handling

The supply voltages and the CAN interface is connected to the module via a 96-pin connector on the rear side of the module.

The maximum output current for the channels 0 to 15 and 16 to 32 are defined through the position of the corresponding potentiometer I_{max} .

It is possible to measure the hardware current limit, which has been set with reference to the maximum possible current at the socket below. 100 % I_{max} corresponds to 2,5 V. The output current will be limited to the setting value after it exceeds the threshold and the corresponding green LED on the front panel is 'OFF'.

At the bottom on the right side of the front panel is the socket for the safety loop. If the safety loop is active then output voltage is only present if a current is flowing in a range of 5 to 20 mA of any polarity (i.e. safety loop closed). If the safety loop is opened during operation then the output voltages are shut off without ramp and the corresponding bit in the 'Status module' will be cancelled. After the loop will be closed again the channels must be switched 'ON' and a new set voltage must be given before it is able to offer an output voltage. The pins of the loop are potential free, the internal voltage drop is ca. 3 V. Coming from the factory the safety loop is not active (the corresponding bit is always set). Removing of an internal jumper makes the loop active. (s. App. A).

Pin assignment 96-pin connector according to DIN 41612:

PIN		PIN		PIN		Data
a1 a3 a5		b1 b3 b5		c1 c3 c5		+5V +24V GND
a11		b11		c11		@CAN_GND] @CANL
a13						RESET
a30 a31 a32	A4 A2 A0	b30 b31 b32	A5 A3 A1	c30 c31 c32	GND GND GND	Address field module address (A0 A5)

With the address field a30/b30 a32/b32 the module address will be coded. (see item 4.4, description 11bit-Identifier).

Connected to GND \Rightarrow A(n) = 0; contact open \Rightarrow A(n) = 1



4. Communication via interface

4.1 Device Control Protocol DCP

The communication between the controller and the module works according to the Device Control Protocol DCP, which has been designed for the use of multi-level-hierarchy systems for instruments.

This protocol works according to the master slave principle. Therefore, the controllers who are on higher hierarchy always are masters while devices, which are in lower hierarchy, work as slaves.

In the event of the control of the HV device through a controller the controller will have the master function in this system, while the module (as a Front-end device with intelligence) will be the slave.

The data exchange between the controller and the Front-end (FE) device works with help of data frames. These data frames are assembled of one direction bit DATA_DIR, one identifier bit DATA_ID and further data bytes. The direction bit DATA_DIR defines whether the data frame is a write or read-write access. The DATA_ID carries the information of the type of the data frame and occasionally sub addresses (G0, G1). It is characterised through the first byte of the data frame with bit 7=1. The function of the module as part of a complex system will be defined through the DATA_ID.

In such systems with many hierarchical levels a single function of a single module can be addressed by using group controllers (GC). Then, for each GC on the way to the module the data frame is crated through nesting of the address fields of the GC-addresses followed by the DATA_ID (not necessary in case of control a single module).

EXT_ INSTR	DATA _DIR			[A_IC)			Access											
		7	6	5	4	3	2	1	1 0 x x No DATA_ID x x Write access on Front-end device x x Read-write access on Front-end device												
	Х	0	Х	Х	х	Х	Х	х	х	No DATA_ID											
0/1	0	1	0	Х	х	Х	Х	Х	x x No DATA_ID x x Write access on Front-end device x x Read-write access on Front-end device												
0/1	1	1	0	Х	х	Х	Х	х	х	Read-write access on Front-end device (Request at Write)											
0/1	0	1	1	х	х	х	х	G1	G0	Write access on group											
0/1	1	1	1	х	х	х	Х	G1	G0	Read-write access on group (Request at Write)											
										G0 G1 sub address											

G0, G1 sub address
Only needed if group controller (GC) is used

These data frames correspond to a transfer into layer 3 (Network Layer) respectively layer 4 (Transport Layer) of the OSI model of ISO. The transmission medium is CAN Bus according to specification 2.0A, related to level1 (Physical Layer) and level 2 (Data Link Layer).

The Device Control Protocol DCP has been matched to the CAN Bus according to specification CAN 2.0A, but it is also possible to be matched to further transmission media (e.g. RS232). Therefore specials of layer 1 and 2 are only mentioned if absolutely necessary and if misunderstandings of functions between the Transport Layer and functions of the Data Link Layer may be possible. The communication between the controller and a module on the same bus segment will be described as follows.



4.2 Summary of CAN data frames

The 32-channel Module EHQ 20 xxx is added at two 16-channel modules, which are controlled independently of each other.

Following list describes the accesses of the DCP made for one 16-channel module.

EXT_	read/ write/	DATA -										
INSTR	DIR				В	it				Access	active	Bytes
ID1	ID0	7	6	5	4	3	2	1	0			
	Х	0	Х	Х	Х	Х	Х	Х	Х	No DATA_ID		
Х	Х	1	0	C1	C0	N3	N2	N1	N0	Single access CHANNEL:		
1	1/0	1	0	0	0	N3	N2	N1	N0	Current trip	r/w	3
0	1	1	0	0	0	N3	N2	N1	N0	Actual voltage	r	3
0	1	1	0	0	1	N3	N2	N1	N0	Actual current	r	3
0	1/0	1	0	1	0	N3	N2	N1	N0	Set voltage	r/w	3
0	1	1	0	1	1	N3	N2	N1	N0	Status channel	r	3
x	X	1	1	С3	C2	C1	C0	G1	G0	Group access module		
1	1	1	1	0	0	0	0	0	0	Voltage supplies and module temperature	r	8
0	1/0	1	1	0	0	0	0	0	0	General status module	r/w a	2
0	1	1	1	0	0	0	1	0	0	Status1 Voltage limit was exceeded at single channel	r	3
0	1	1	1	0	0	1	0	0	0	Status2 Hardware current limit was exceeded at single channel	r	3
0	1/0	1	1	0	0	1	1	0	0	Channel ON / OFF	r/w	3
0	1/0	1	1	0	1	0	0	0	0	Ramp speed	r/w	3
0	0	1	1	0	1	0	1	0	0	Emergency cut-out	W	3
0	1	1	1	0	1	1	0	0	0	Log-on Front-end device in superior layer	а	2
0	0	1	1	0	1	1	0	0	0	Log-off superior layer at Front-end device	W	2
0	1/0	1	1	0	1	1	1	0	0	Bit rate	r/w	3
0	1/0	1	1	1	0	0	0	0	0	Serial number, software release and CAN message configuration	r/w	6/2
0	0	1	1	1	0	0	1	0	0	Set voltage for all channels	W	3
0	1	1	1	1	0	1	0	0	0	Read hardware current limit	r	3
0	1/0	1	1	1	0	1	1	0	0	KILL-enable	r/w	3
0	1/0	1	1	1	1	0	0	0	0	ADC filter setting	r/w	3
0	1	1	1	1	1	0	1	0	0	Module nominal values	r	5
0	1	1	1	1	1	1	0	0	0	Status3 Software current trip was exceeded at single channel	r	3
		C _i :				Aco	esse	s				-
		N_{i}	() to 1	5:	Ch	annel	0 to	15			
		G _i :	() to 3			oup 0 ly nee		if gro	up controller (GC) used		



4.3 Detailed CAN data frames description

Log-on and Log-off Front-end (FE) device (active/write access)

Log-on frame 16-channel **module** (DLC = 2)

Byte				[DAT	A_II)					DAT	ΓA_0			
Bit		7	6	5	4	3	2	1	0	7	5	4	3	2	1	0
Designation	DATA _DIR							G1	G0							
Data	1	1	1	0	1	1	0	0	0		u	٧	W	Х	у	Z
Description	active	G1 to G0: Group 0 to 3 Only needed if group controller (GC) is used								t z to u: access		eral sta	tus mo	dule		

After POWER ON the module will give this group access cyclically on the bus (ca. 2...10 sec).

Bit 0 to 5 in DATA_0 describes the general status of the module (see **Group access: General status module)**. If a controller identifies this access then it is able to register this module as a Front-end device and is able to address it with FE_ADR.

The 16-channel module with the hardware channels 0 to 15 will send an even FE_ADR and the 16-channel module with the hardware channels 16 to 31 an uneven FE_ADR.

(Module address, see also item 4.4, description 11bit-Identifier)

Remote-frame **Log-on controller** (DLC = 2)

Byte					DAT	A_II)			DATA_	0
Bit		7	6	5	4	3	2	1	0		0
Designation	DATA_DIR							G1	G0		
Data	0	1	1	0	1	1	0	0	0		1
Description	write		G1 Or con	ıly n	eed	ed i	f gro	oup		Module i log-on	S

The module will not send further 'Log-on controller' accesses after the successful registration as long as it receives accesses from the external CAN Bus in periods shorter than one minute respectively until the controller will send a 'Log-off controller' access to the Front-end device.

Remote-frame **Log-off controller** (DLC = 2)

Byte					DAT	A_II)			DATA_	0
Bit		7	6	5	4	3	2	1	0		0
Designation	DATA_DIR							G1	G0		
Data	0	1	1	0	1	1	0	0	0		0
Description	write		Or	ıly n	eed	Grou ed it GC)	f gro	oup		Module i log-off	is



Single access CHANNEL: Current trip (Read-write/Write access), extended access list

Read-write

Byte	Ident	ifier				DAT	A_II)		
Bit	ID1	ID0	7	6	5	4	3	2	1	0
Designation	EXT_ INSTR	DATA _DIR					N3	N2	N1	N0
Data	1	1	1	0	0	0	х	х	х	Х
Description		read		Ch	anne	el N	off	0	. 15	

Controller (DLC = 1): Read actual software current trip at the corresponding channel

↓ Response module (DLC = 3)

Byte	Ident	ifier				DAT	A_II)				DATA_1			DATA_0				
Bit	ID1	ID0	7	6	5	4	3	2	1	0	7		0	7		0			
Designation	EXT_ INSTR	DATA _DIR					N3	N2	N1	N0						LSB			
Data	1	0	1	0	0	0	х	Х	Х	х	x x								
Description		write		Ch	anne	el N	∝ off	0	. 15		Actual current trip with resolution I _{O max} / 25000 [A] in DATA_1 and DATA_0								

Write (Controller [DLC = 3]: Write software current trip at corresponding channel)

Byte	Ident	ifier				DAT	A_II)				DATA_1			DATA_0				
Bit	ID1	ID0	7	6	5	4	3	2	1	0	7			0					
Designation	EXT_ INSTR	DATA _DIR					N3	N2	N1	N0						LSB			
Data	1	0	1	0	0	0	Х	Х	х	х)	Κ					
Description		write		Ch	anne	el N	∝ off	0	. 15		Actual current trip with resolution I _{O max} / 25000 [A] in DATA_1 and DATA_0								

If the channel is in 'ON' and the measured output current will exceed the programmed current trip, then the voltage will be shut off without ramp (Bit o = 0 in 'Status channel').

At the same time bit t in 'Status channel' and bit z in 'General status module' will be set. These bits will be resets if 'Status' Software current trip' will be read.

With help of the 'Group access' 'Switch ON /OFF' the concerning channels are switched ON again.

Function will be switched off with write 'Current trip = 0'.



Single access CHANNEL: Actual voltage (Read-write access)

Byte					DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR					N3	N2	N1	N0
Data	1	1	0	0	0	х	х	Х	х
Description	read		Ch	ann	el N	x of	0	15	

Controller (DLC = 1): Read actual voltage at the corresponding channel

 \downarrow Response module (DLC = 3)

Byte					DAT	A_II)				DATA_1			DATA_0	
Bit		7	6	5	4	3	2	1	0	7		0	7		0
Designation	DATA _DIR					N3	N2	N1	N0						LSB
Data	0	1	0	0	0	х	Х	х	х)	X		
Description	write		Ch	ann	el N	_x of	0	15		X Actual voltage with resolution V _{O max} / 50000 [V] in DATA_1 and DATA_0					

Single access CHANNEL: Actual current (Read-write access)

	DATA_ID									
Byte						DAT	_			
Bit			7	6	5	4	3	2	1	0
Designation		DATA _DIR					N3	N2	N1	N0
Data		1	1	0	0	1	х	Х	х	Х
Description		read		Ch	ann	el N	x of	0	15	

Controller (DLC = 1):

Read actual current at the corresponding channel

↓ Response module (DLC = 3)

Byte	1				[DAT	A_II)				DATA_1			DATA_0	
Bit			7	6	5	4	3	2	1	0	7		0	7		0
Designation		DATA _DIR					N3	N2	N1	N0						LSB
Data		0	1	0	0	1	х	х	х	х)	<		
Description		write		Ch	ann	el N	_x of	0	15			Actual current with r				



Single access CHANNEL: Set voltage (Read-write/Write access)

Read-write

] DATA ID										
Byte							DAT	A_II			
Bit				7	6	5	4	3	2	1	0
Designation		DATA _DIR						N3	N2	N1	N0
Data		1		1	0	1	0	Х	х	х	Х
Description		read			Ch	ann	el N	_x of	0	15	

Controller (DLC = 1): Read set voltage at the corresponding channel

↓ Response module (DLC = 3)

Byte					DAT	A_II)				DATA_1			DATA_0	
Bit		7	6	5	4	3	2	1	0	7		0	7		0
Designation	DATA _DIR					N3	N2	N1	N0						LSB
Data	0	1	0	1	0	х	х	Х	х)	X		
Description	write		Ch	ann	el N	_x of	0	15						V _{O max} / 50000 [V] DATA_0	

Write (Controller [DLC = 3]: Write set voltage at corresponding channel)

Byte					DAT	A_I[)				DATA_1			DATA_0	
Bit		7	6	5	4	3	2	1	0	7		0	7		0
Designation	DATA _DIR					N3	N2	N1	N0						LSB
Data	0	1	0	1	0	х	Х	Х	х)	<		
Description	write		Ch	ann	el N	x of	0	15				V _{O max} / 50000 [V] DATA_0			

If the channel is switched 'ON' then the voltage will be ramped to the set value after the receipt of this access. Otherwise the set value will just be stored and only used for ramping to the set voltage after the channel will be switched 'ON'.

Set voltages higher than the maximum module voltage will be ignored and the bit 'Input error' of the 'Status channel' will be set.



Single access CHANNEL: Status channel (Read-write access)

Byte						DAT	A_II)		
Bit			7	6	5	4	3	2	1	0
Designation	DATA _DIR						N3	N2	N1	N0
Data	1		1	0	1	1	х	Х	х	х
Description	read Channel N _x of 0 15									

Controller (DLC = 1):

Read channel status at the corresponding channel

 \downarrow Response module (DLC = 3)

D (1		Ī	_			- A -	- ^ 11						01100		•				DATA	
Byte				_	ء ا		i	A_II		۱.	٦	_	ا م	۱ -	٠,	i	TA_1	i	1 0	DATA	ı
Bit				7	6	5	4	_			0	7	6	5	4	3	2	1	0	7 1	0
Designation		DATA _DIR						N3	N2	N1	N0	٧	С	k	n	r	0	i	f		t
Data		0		1	0	1	1	х	х	х	х	Х	Х	х	Х	Х	Х	х	0		Х
Description		write			l .	<u> </u>	el N	x of				Vo v=0	Cu $c=(c=1)$ Itage $c=(c=1)$ $c=(c=1)$	KIL k=0 k=1 1⇒ V c limit Char V _o sl	Ch n= n= L-en V e: ra ⇒ K V if limit Chan vo shuurren	Vo r=(r=1) anne able lLL fi o shu curre lLL fi o shu curre t limi s ok	o=0 o=1 Itage chan Cut-o write chan cut-off ded a ng fro uncticut off ent lin s ok cok cok cok cok cok cok cok cok cok c	Input-eri i=0, no i error i=1, set	voltage, np out off e lel OFF lel ON stable mps lut-off first limit was o is V _{SET} intly cceeded ardware d		
																	t=1		ut of 0 V se softwa xceeded	Current re current	



Group access: Voltage supplies and module temperature (Read-write), extended access list

Read-write

Byte	Ident	ifier				DAT	A_II)		
Bit	ID1	ID0	7	6	5	4	3	2	1	0
Designation	EXT_ INSTR	DATA _DIR								
Data	1	1	1	1	0	0	0	0	0	0
Description		read								

Controller (DLC = 1): Read voltage supplies and the module temperature

↓ Response module (DLC = 8)

Byte	Ident	ifier				DAT	A_II)						DATA_r)		
Bit	ID1	ID0	7	6	5	4	3	2	1	0	6	5	4	3	2	1	0
Designation	EXT_ INSTR	DATA _DIR									U1	U2	U3	U4	U5	t2	t1
Data	1	0	1	1	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х
Description		write									+24V	+15V	+5V	-15V	-5V	Tempe	erature
											U1 to l	J5: Volta	age reso	olution 1	00 mV		
											t2 8	& t1: Mo	dule ten	nperatui	e resolu	ition 0,1	°C

Out of range (see Group access: General status module) will be generated at tolerance of voltage supplies are greater then \pm 5%.



Group access: General status module (Read-write/Write/Active access)

Read-write

	_										
Byte							DAT	<u>А_</u> IГ)		
Bit				7	6	5	4	3	2	1	0
Designation		DATA _DIR									
Data		1		1	1	0	0	0	0	0	0
Description	П	read	П								

Controller (DLC = 1):

Read status at the corresponding module

↓ Response module (DLC = 2)

Byte	1		DATA_ID DATA_0																
Bit				7	6	5)	A_" 3	2	1	0	7	i	5	4	3	2	1	l 0
	-				O	5	4	3	_	'	U			5	4	3		ı	U
Designation		DATA _DIR																	
Data		0		1	1	0	0	0	0	0	0			u	٧	W	Х	у	Z
Description		write										z=1 z=0 y=1 y=0 x=1 x=0 w=1 w=0	'Status on currer exceeds current were ex no chan Vo is rail safety to Vo was again the Vo is rail with AD all chan program (ADC co 'ADC fill fine adjuty voltage voltage	ent limit/ ed in the limit/trip ceeded anel is ra mping a cop is cl shut off ae bit wo mping a C filter f nels are nmable a conversion ter frequ ustment supplies	trips and a module sor volt at least of the second with safe and the second at least of the	d no voltage limit one channel channe	age limi t nnel nel , if safet ead nel 00 Hz ency f _N see	t were y loop is	s closed

Write (Controller [DLC = 2]: Write fine adjustment ON / OFF)

Byte					DAT	A_II)					DΑ	TA_0	
Bit		7	6	5	4	3	2	1	0	7		4		0
Designation	DATA _DIR													
Data	0	1	1	0	0	0	0	0	0	m	asked	>	masked	
Description	write									V=' V=(stment ON stment OFF	

If the fine adjustment 'ON' then the ADC filter will working with the programmable f_N after ramping to the set voltage.

If the fine adjustment 'OFF' then the ADC filter works with $f_N=100\ Hz$.

 $f_N \dots$ filter first notch frequency



Active (Module [DLC = 2]: Module sends total error **active** with high priority, reaction time < 150 ms)

Byte	Iden	tifier				DAT	A_II)					DAT	A_0			
Bit			7	6	5	4	3	2	1	0	7	5	4	3	2	1	0
Designation	ID9	DATA _DIR															
Data	0	1	1	1	0	0	0	0	0	0		u	٧	W	x	у	z
Description		active									If u & x & z = error frame			nodule	send or	nce acti	ve this

The module was configured as a CAN-node with an Active-CAN message function (see **Group access: Serial number, software release and CAN message configuration**). In this case the module will send this group access as an active error message with higher priority (ID9 = 0) than normal messages are sent, if one of the sumstatus- and safety loop-bits in the group access "General status module" has not been set.



Group access: Status1 Voltage limit (Read-write access)

Byte					DAT	A_I[)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	0	0	0	1	0	0
Description	read								

Controller:
Check exceeding voltage limit per channel

↓ Response module (DLC = 3)

Byte				[DAT	A_II)						DA ⁻	TA_	1					DAT	`A_C)	
Bit		7	6	5	4	3	2	1	0	7							0	7					0
Designation	DATA _DIR																						
Data	0	1	1	0	0	0	1	0	0) x15							x8	х7					x0
Description	write									x0 x1	:				Cha Cha				 0 = 1 =	> Vo	oltag	ge li	t

If an external over voltage occurs at the channel output (i.e. Output voltage > Set voltage) then the channel will be switched off and the according bit will be set. Only after the read of 'Status 1 voltage limit' this bit will be cancelled.

Group access: Status2 Hardware current limit (Read-write access)

Byte	·				DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	0	0	1	0	0	0
Description	read								

Controller (DLC = 1):

Check exceeding hardware current limit per channel

↓ Response module (DLC = 3)

Byte				[DAT	A_II)						DAT	A_1							DAT	A_0)		
Bit		7	6	5	4	3	2	1	0	7							0	7							0
Designation	DATA _DIR																								
Data	0	1	1	0	0	1	0	0	0							х8	х7							x0	
Description	write									x0 x1	:		atus atus						x _n =	0 = 1 = ent l	> H limit	lard	ware	Э	

The module responds to the exceeding of the hardware current limit which has been set in the channel in dependence to the according KILL-enable bit (see also Group access 'KILL-enable') as follows:

KILL-enable = 1: Voltage will be switched off permanently without ramp, green LED on front panel is off.

KILL-enable = 0: Voltage will be switched off without ramp, green LED on front panel is off. If the output voltage arrives at 0 V ramping to set voltage will be started automatically again.

The green LED only flash on again after read the Group access 'Status2 Hardware current limit'.



Group access: Channel ON / OFF (Read-write /Write access)

Read-write

Byte					DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	0	0	1	1	0	0
Description	read								

Controller (DLC = 1): Check Channels ON or OFF

 \downarrow Response module (DLC = 3)

Byte					DAT	A_II)						DAT	A_	1					DA٦	A_()	
Bit		7	6	5	4	3	2	1	0 7							0	7					0	
Designation	DATA _DIR																						
Data	0	1	1	0	0	1	1	0	0	0 x15						x8	x7					x0	
Description	write									0 x15 x0 ⇒ Bit for Channel 0 : x15 ⇒ Bit for Channel 15						;		$x_n = x_n = x_n$					

Write (Controller [DLC = 3]: Channels shut ON or OFF define)

Byte					DAT	A_II)						DAT	A_1	1					DAT	A_()	
Bit		7	6	5	4	3	2	1	0	7							0	7					0
Designation	DATA _DIR																						
Data	0	1	1	0	0	1	1	0	0	x15	15						x8	x7					x0
Description	write										50 ⇒ Bit for Channel 0 : x15 ⇒ Bit for Channel 15								$x_n = x_n $				=

Group access: Emergency cut-off (Write access)

Controller (DLC = 3): Channels 'Emergency cut-off'

Byte					DAT	A_II)						DAT	A_1	1				DAT	^A_(0	
Bit		7	6	5	4	3	2	1	0	7						0	7					0
Designation	DATA _DIR																					
Data	0	1	1	0	1	0	1	0	0	x15						x8	х7					x0
Description	write									x15	5	x0:			ς _n = inne				Cha mp	nne	l O	



Group access: Ramp speed (Read-write /Write access)

Read-write

Byte				[DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	0	1	0	0	0	0
Description	read								

Controller (DLC = 1): Read actual ramp speed of module

↓ Response module (DLC = 3)

Byte				[DAT	A_I[)						DAT	A_1							DA٦	ΓA_()		
Bit		7	6	5	4	3	2	1	0	0 7							0	7							0
Designation	DATA _DIR																								
Data	0	1	1	0	1	0	0	0	0)							x8	x7							x0
Description	write									x8 x8 x0: Ramp speed of module with								resc	olutio	on V	O ma	_x / 5	000	0s	

Write (Controller [DLC = 3]: Write ramp speed module)

Byte				[DAT	A_II)						DA	ΓA_	1						DAT	A_0)		
Bit		7	6	5	4	3	2	1	0	7							0	7							0
Designation	DATA _DIR																								
Data	0	1	1	0	1	0	0	0	0		•						x8	х7					•		х0
Description	write									Ra Ra Vo Ra rar	mp max mp	spe spe spe spe	eed 500s eed eed v	ranç s ≤ f high will b	ge: Ram ner t be ig	ule w p spe han t nore pe se	eed the d a	l ≤ V max	/ _{O ma} ximu	_{ax} / 1 um r	0s) nod	ule s	spec	ific	е

^{)&}lt;sup>1</sup>: sub values are rounded down to the next lower value, according to the resolution.

Group access: Set voltage for all channels (Write access)

Controller (DLC = 3): Set voltage for all channels

Byte					DAT	A_II)				DATA_1			DATA_0	
Bit		7	6	5	4	3	2	1	0	7		0	7		0
Designation	DATA _DIR														LSB
Data	0	1	1	1	0	0	1	0	0						
Description	write										Set voltage for all V _{O max} / 50000 [V]				

If anyone channel is 'ON' then the voltage of which will be ramped on set voltage after the receipt of this write access.

If anyone channel is 'OFF' then the set voltage of which will be stored in the module and after the channel will be switched 'ON' ramping will be started up to the set voltage.

Set voltages higher than the maximum specific module voltage will be ignored and the Bit 'Input Error' in 'Status channel' will be set.



Group access: Bit rate (Read-write/Write access)

Read-write

Byte				[DAT	A_I[)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	0	1	1	1	0	0
Description	read								

Controller (DLC = 1): Read actual bit rate

 \downarrow Response module (DLC = 3)

Byte					DAT	A_II)						DAT	A_	1					DAT	A_()	
Bit		7	6	0	7							0	7					0					
Designation	DATA _DIR																						
Data	0	1	1	0	1	1	1	0	0								x8	х7					x0
Description	write									x8	>	x0:	actu	ıal b	oit ra	ate [kbit/	s]					

Write (Controller [DLC = 3]: Write a new bit rate)

Byte					DAT	A_II)						DAT	ΓA_1							DAT	ΓA_	0		
Bit		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Designation	DATA _DIR																								LSB
Data	0	1	1	0	1	1	1	0	0								x8	х7	x6	х5	х4	хЗ	х2	x1	x0
Description	write									x8	 .:		and - it I in RE - bit sti - in\	20 50 10 12 25 (5) (1) e ne spec the ESE cke	kbii kbii kbii kbii kbii kbii kbii kbii	t/s t/s t/s t/s t/s t/s t/s t/s bit/s bit/s bit/s kbit tit rately P pref the ! rate t 'In	s on /s of te ta POW ure t mus WE ixed 96 p	req n re lkes /ER hat hat fro l fro oin c	uest que effe OF the the the onn	st) ect a F/Ol bit ra e sa actor ector	ate of me lade. ry si or. ed from	of a befo gne	II more a	odu a n a mod	dule



Group access: Serial number, software release and CAN message configuration

(Read-write/ Write access)

Read-write

Byte					DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	1	0	0	0	0	0
Description	read								

Controller (DLC = 1):

Read serial number and software release module

↓ Response module (DLC = 6)

Byte					DAT.	A_I[)			DAT	A_4	DAT	A_3	DAT	A_2	DAT	A_1	DAT	A_0
Bit		7	6	5	4	3	2	1	0	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD	BCD
Designation	DATA _DIR																		
Data	0	1	1	1	0	0	0	0	0	z6	z5	z4	z3	z2	z1	p1	уЗ	y2	y1
Description	write									6 BC	D Ser	ial nur	mber				3 BC ware	D So e relea	oft- se

Write (Controller [DLC = 2]: Write a new CAN message configuration)

Byte				[DAT	A_II)			DAT	-A_0
Bit		7	6	5	4	3	2	1	0	BCD	BCD
Designation	DATA _DIR										
Data	0	1	1	1	0	0	0	0	0	0	Х
Description	write									x = 2: with iseg Standard-C. ID9 is always domina	•
										x = 4: with iseg Active-CAN ID9 is recessive	message



Group access: ADC filter frequency setting (Read-write/Write access)

(Programmable ADC conversion time = $1/f_N$, f_N ... filter first notch frequency)

Read-write

	-									
Byte						DAT				
Bit			7	6	5	4	3	2	1	0
Designation		DATA _DIR								
Data		1	1	1	1	1	0	0	0	0
Description		read								

Controller (DLC = 1):

Read actual ADC filter frequency f_N

- If all channels are stable this ADC filter frequency f_{N} is effective
- If V_{O} is ramping at least one channel then the ADC filter frequency is $f_{\text{N}} = 100 \text{ Hz}$
- ↓ Response module (DLC = 3)

Byte					DAT	A_I[)						DAT	A_	1						DAT	A_()	
Bit		7	6	5	4	3	2	1	0	7							0	7						0
Designation	DATA _DIR																							
Data	0	1	1	1	1	0	0	0	0	x15							x8	х7						x0
Description	write									AD	C f	ilter	fred	quei	ncy 1	f _N =	192	00 /	(x1	5	x0)	[Hz]	

Write (Controller [DLC = 3]: Write new ADC filter frequency f_N)

Byte					DAT	A_II)						DAT	ΓA_	1						DAT	A_	0		
Bit		7	6	5	4	3	2	1	0	7							0	7	6	5	4	3	2	1	0
Designation	DATA _DIR																								LSB
Data	0	1	1	1	1	0	0	0	0	x15							x8	х7							х0
Description	write									with 'Inp	n 5 out-e	Hz erro	≤ f _N or' in	≤ 1 'Sta	atus	lz (ir cha	nvali nne	id f _N I' is	will set)	be	igno	red	and	d th	e bit
										 if all channels arrive at V_{set} the first time, further measurements are made with this filter frequency. I.e.: V_{set} will be compared to V_{actual} averaging according to f_N 															
										- fa	cto	ry s	ettir	ng: f	_N = 5	50 H	lz								



Group access: Read hardware current limit (Read-write access)

Byte					DAT	A_II)		
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	1	0	1	0	0	0
Description	read								

Controller (DLC = 1):

Read hardware current limit setting with potentiometer

 \downarrow Response module (DLC = 3)

Byte					DAT	A_II)				DATA_1			DATA_0	
Bit		7	6	5	4	3	2	1	0	7		0	7		0
Designation	DATA _DIR														LSB
Data	0	1	1	1	0	1	0	0	0)	(
Description	write										Hardware current limit w in DATA				A]

Group access: KILL-enable (Read-write /Write access)

Read-write

Byte					DAT	A_II			
Bit		7	6	5	4	3	2	1	0
Designation	DATA _DIR								
Data	1	1	1	1	0	1	1	0	0
Description	read								

Controller (DLC = 1): Read setting KILL function

KILL - enable: V_O shut off permanently

if hardware current limit was exceeded

KILL - disable: Vo shut off if current limit was exceeded

and then V_{O} is ramping from 0 V to V_{SET} again

↓ Response module (DLC = 3)

Byte				[DAT	A_II)					DAT	A_1	1				DA٦	A_()	
Bit		7	6	5	4	3	2	1	0	7					0	7					0
Designation	DATA _DIR																				
Data	0	1	1	1	0	1	1	0	0	x15					x8	x7					x0
Description	write									x0 x1	:						⇒				

Write (Controller [DLC = 3]: Set KILL function)

Byte				[DAT	A_II)					DAT	A_1					DAT	A_()	
Bit		7	6	5	4	3	2	1	0	7					0	7					0
Designation	DATA _DIR																				
Data	0	1	1	1	0	1	1	0	0	x15					x8	x7					x0
Description	write										:						⇒ I ⇒ I				



Group access: Module nominal values (Read-write access)

Byte	1					DAT	A_I[)		
Bit			7	6	5	4	3	2	1	0
Designation		DATA _DIR								
Data		1	1	1	1	1	0	1	0	0
Description		read								

Controller (DLC = 1):

Read Voltage and Current nominal values of the module

↓ Response module (DLC = 5)

Byte				[DAT.	A_I[)			D	ATA_	_3	D	ATA_	2	D	ATA_	_1	D	ATA_	_0
Bit		7	6	5	4	3	2	1	0	7		0	7		0	7		0	7		0
Designation	DATA _DIR																				
Data	0	1	1	1	1	0	1	0	0	Х		Х	Х		Х	Х		Х	Х		Х
Description	write									М	antis: V _{max}	sa	Ex	one V _{max}	nt	М	antiss I _{max}	sa	Ex	one I _{max}	ent

Group access: Status3 Current limit (Read-write access)

	-									
Byte						DAT	A_II)		
Bit			7	6	5	4	3	2	1	0
Designation		DATA _DIR								
Data		1	1	1	1	1	1	0	0	0
Description		read								

Controller (DLC = 1):

Check if the output current the software current trip per channel exceeds

↓ Response module (DLC = 3)

Byte					DAT	A_II)					DAT	ΓA_′	1					[DAT	A_0)	
Bit		7	6	5	4	3	2	1	0	7						0	7						0
Designation	DATA _DIR																						
Data	0	1	1	1	1	1	0	0	0	x15						x8	х7						x0
Description	write									х0	= :	Status	for	Cha	nne	el O	2	x _n =	0 ⇒	· C	han	nel d	ok
										x18	5 ≓	> Status	for	Cha	ınne	el 15	,	was	exc	eed	ing t	he	irrent ent trip.

If the measured output current exceeds the programmed current trip then the corresponding bits will be set. The output voltage is not present and the channel is 'OFF' (Bit o = 0 in 'Status channel'). A programmed current limit with value zero has no effect to the current flow.

The setting bits in DATA_1 and DATA_0, the bit t in 'Status channel' and the bit z in 'General status module' will be resets after this access.

With help of the 'Group access' 'Switch ON /OFF' the concerning channels are switched 'ON' again.



4.4 Implementation in the CAN-Bus

The data frame structure is matched to the message frame of the standard-format according to CAN specification 2.0A, whereas looking from the point of view of the CAN protocol a pure data transmission will be done, which is not applying to the protocol.

The data frame of the DCP will be transferred as data-word with n bytes length in the data field of the CAN frames according to the specific demands of the respective access. Therefore this results into a Data Length Code (DLC) of the CAN-protocol of n.

It is possible to transfer 8 data bytes that apply to the DLC field with falling values.

The RTR Bit is always set to zero.

The information for the direction of the data transfer (DATA_DIR) is written in the lowest bit ID0 of the 11 Bit CAN-Identifier.

The controller therefore will start a read-write access for data with DATA_DIR = 1 and will send with DATA_DIR = 0.

The Front-end device responds to the data request with sending the corresponding data with DATA DIR = 0.

Only if the Front-end device is not registered at the controller respectively if it does not receive valid data during a longer time period (ca. 1 min), then it will actively send the registration frame with DATA_DIR = 1 (see also item 4.3)

Therefore it follows that all even CAN-ports (Identifier) are interpreted as 'Write ports' all odd CAN ports as 'Read ports'.

The addressing of the Front-end device is also made with the 11 bit identifier of the CAN protocol.

In order to keep the CAN segment open also for other protocols, the addressing room was limited to 64 nodes.

ID10 is dominant.

- ID9 is always dominant for module's witches have not an Active-CAN message function.
 - is recessive for module's witch have an Active-CAN message function when receive or send write- or read- write-accesses and is dominant when the module active send a error message.

If the module was configured as a CAN-node with an Active-CAN message function and the sumstatus-, safety loop- and voltage supplies-bit in the group access "General status module" are setting then the module send this group access us an active error message with higher priority (ID9 = 0) then normal messages are send.

ID3 to ID8 allow the addressing of 64 Front-end devices (ID3: $A0 = 2^0$;...; ID8: $A5 = 2^5$),

ID2 is not used.

In one CAN segment only modules are allowed with unequal identifier and equal bit rates. The factory fixed bit rate is written on the sticker of the 96-pin connector.



Following data frame is valid for the control of the Front-end device in this lowest CAN segment.

S	Identifier	R			DLC			_	n – data	a byt	es			CRC	ack
Ο		Т	0	0	(n = 1 - 8)	DA	TA_ID	DAT	A_(n-2) ≥ 0	DATA	^_(n-3) ≥ 0	DAT	ΓA		F.
F	b10 b0	R	Res	erv	b3 b0	b7=1	b0	b7	b0	b7	b0	b7	b0	15 bit	


<u> </u>										
ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
0	Р	A5	A4	A3	A2	A1	A0		EXT _IN STR	DATA _DIR

Acceptance-Filter of the used CAN-Controller is set to Front-end-address

The Front-end device must do:

- Processing of the single accesses with direct channel values.
- Processing of group information of the channels.
- Self-registration in the higher level through sending the module address.
- Building of status information.
- Send an active error message with higher priority if one of the sumstatus- and safety loop -bits in the group access "General status module" has not been set (the module must be configured as a CAN-node with an Active-CAN message function).





Appendix A: Side view

Desk open, jumper for safety-loop